(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 24 July 2003 (24.07.2003)

PCT

(10) International Publication Number WO 03/060719 A1

(51) International Patent Classification7:

101

- (21) International Application Number: PCT/EP02/00503
- (22) International Filing Date: 18 January 2002 (18.01.2002)
- (25) Filing Language:

English

G06F 11/36

(26) Publication Language:

English

- (71) Applicant (for all designated States except US): MENTOR GRAPHICS (HOLDINGS) LTD. [US/US]; 8005 SW Boeckman Road, Wilsonville, OR 97070 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): BENSINGER, Greg [US/US]; 312 Castle Hayne Drive, Apex, NC 27502 (US). BRAULT, Jean-Marc [FR/FR]; 3, avenue de la république, F-78330 Fontenay Le Fleury (FR). MULTHAUP, Hans, Erich [DE/DE]; Rudolf-Camerer-Str. 9, 81369 Munich (DE).
- (74) Agent: VOSSIUS & PARTNER; Siebertstrasse 4, 81675 Munich (DE).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SYSTEM AND METHOD OF CLOCKING AN IP CORE DURING A DEBUGGING OPERATION



(57) Abstract: According to the invention, an IP core is clocked during a debugging operation by switching from the clock used for testing the device under test to a clock oscillator or any other free-running clock source.

3/060719 A1

5

10

System and Method of Clocking an IP Core During a Debugging Operation

The present invention relates to a system and a method of clocking an IP core during a debugging operation.

In the design of integrated circuits, there is an increasing demand for emulation and verification tools. Hardware-based verification solutions have been around for years in two different embodiments: accelerators and emulators. Useful tools in emulation systems are so-called IP-Xpress kits which are emulation-ready kits for concurrent hardware and software verification of processor-based systems. Such IP-Xpress kits use microprocessor or DSP chips, mounted onto a printed-circuit-board to provide the functionality of the device to be connected to a design mapped into the emulator, and the kits consist of a board and HDL-wrapper files.

20

15

All processor-type IP cores require some external clock source. Hence, one or more clock signals are provided to the IP-Xpress boards. The clocks are provided either directly from the internal clock generators of the emulator or they may be driven from the design loaded onto the emulator.

25

Another way of providing clock to an IP core is by using a clock oscillator mounted onto the IP-Xpress board. In this case any frequency can be applied, i.e. there are no maximum clock frequency constraints due to the emulation system.

A key advantage of an IP-Xpress kit is to provide a fast running system verification environment in which application software is running on the IP core and this stimulating the design mapped to the emulator. In case of faulty system behaviour, the cause for this could either be in the application software or in the design (provided the IP core is functioning correctly). In order to identify the erroneous component of the system both the application software as well as the design has to

be debugged. This can be done most conveniently when the hardware and software are stopped synchronously. On the one hand, this gives a good correlation between the design's status and the actual software execution, and on the other hand it enables to interrogate all resources of the design mapped onto the emulator system. This may mean, however, that the emulator clocks are stopped. In case the IP core is clocked by a clock generated by the emulator system, this would mean that the IP core is not clocked anymore. Hence, the software debugger would not necessarily work and as a result the resources of the software execution were not visible and a full system debugging would not be possible.

10

5

It is the object of the present invention to provide a system and a method of clocking an IP core during a debugging operation. This object is achieved with the features of the claims.

20

15

In order to achieve this object, according to the present invention, the clock generation for the IP core when entering the system debugging mode is implemented on the IP-Xpress board itself. There is provided a clock oscillator and a switching means, and the switching means switches to the clock oscillator provided on the IP-Xpress board as soon as the system debug mode is entered. In order to initiate the switching operation, the switching means monitors signals specific to the IP core which indicate a breakpoint, e.g., EMU0/1 in case of TI C6x DSPs, and if these indicate that a breakpoint has been entered, the clock output of the switching means is driven from the clock oscillator. Hence, the IP core is continuously clocked even when the clocks of the emulator system are stopped. Furthermore, the software debugger is still functional in its system debug mode and all IP core internal resources and the software execution status can be investigated.

25

30

Upon leaving the system debug mode, the switching means is signalled to switch back to the clocks of the emulator system, and the system execution can continue in its normal operational mode.

10

20

The present invention will now be described with reference to the figure. The figure shows a preferred embodiment of the present invention comprising a switching means 1. Connected to the switching means is a clock oscillator 2. On the left of the figure there are shown two possible clock sources for the normal operation of the emulator system. These clock signals are driven through the backplane of the emulator system onto the IP-Xpress board. The signal gpc2i_clkin is a driven clock from the design, and gpc2i_j17_clkin is a clock directly from the generator of the emulator. Depending on the select signal supplied to the multiplexer 3 either of these clocks is provided to the IP core. For example, the IP core is a DSP. The clock oscillator 2, the switching means 1 and the signals indicating a breakpoint form the clock generator when entering the breakpoint mode. The output of the switching means is a clock signal that clocks the IP core.

During normal operation of the emulator system, the switching means feeds a "regular" clock through its output. When the system debug mode is entered, the switching means switches from this "regular" clock to the clock oscillator provided on the IP-Xpress board.

The following code fractions demonstrate how the switching to the clock oscillator can be implemented inside the switching means.

```
-- Memorize breakpoint ( ie: !EMU0 or !EMU1)

25 process(RESET, EMU_LATCH_RST, OSC_CLK)

begin

if (RESET = '0' or EMU_LATCH_RST = '0') then

emu_trigger <= '0';

elsif rising_edge(OSC_CLK) then

if (EMU0 = '0' or EMU1 = '0' or emu_trigger = '1') then

emu_trigger <= '1';

else

35 emu_trigger <= '0';

end if:
```

4

```
end if;
    end process;
    -- Latch emu_trigger with the falling edge of CLKIN1
    __ _____
    process (RESET, CLKIN1)
10
    begin
      if (RESET = '0') then
        clk_sel1 <= '0';
      elsif falling_edge(CLKIN1) then
15
        clk_sel1 <= emu_trigger;</pre>
    end if;
    end process;
20
    -- Select the right clock for int_clk_for dsp1.
    -- When the emulator is running select CLKIN1
    -- else, when a breakpoint occurs, select OSC_CLK
    -- so that the connection with the software debugger
25
    -- is not lost
    process(CLKIN1, OSC_CLK, clk_sel1)
    begin
30
      case clk_sel1 is
        when '0' =>
          int_clk_for_dsp1 <= CLKIN1;</pre>
        when '1' =>
35
          int_clk_for_dsp1 <= OSC_CLK;</pre>
        when others =>
          int_clk_for_dsp1 <= '0';</pre>
      end case;
40
    end process;
```

Claims

· 5

1. Method of clocking an IP core during a debugging operation, characterised by switching from the clock used for testing a design mapped onto an emulator to a clock oscillator or any free-running clock source.

10


- The method of claim 1, wherein said clock oscillator is provided on the IP-Xpress board.
- 3. The method of claim 1 or 2, wherein the clock used for testing the design is a design clock used for testing is either:
 - a) a clock sourced from the design mapped into the emulator
 - b) a clock sourced directly from the emulators clock generator circuits
 - c) a clock oscillator locally mounted on the IP-Xpress daughter board, or any free running clock source

20

- 4. The method of claim 1, 2 or 3, comprising the step of monitoring signals specific to the IP core which indicate a breakpoint in order to detect the breakpoint.
- 5. The method of any of claims 1 to 4, wherein said switching is performed upon detecting that the breakpoint has been entered.
 - 6. The method of any of claims 1 to 5, wherein the IP core is a microprocessor or a DSP.
- System for clocking an IP core during a debugging operation, comprising switching means (1);
 - a clock oscillator or any free-running clock source (2); and

control means for sending a control signal to the switching means (1) when the debugging operation is started for switching the switching means (1) to the clock oscillator or any free-running clock source(2).





Internation Application No PCT/EP 02/00503

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G06F11/36

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) $IPC\ 7\ G06F$

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC, WPI Data, IBM-TDB, PAJ

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	KOCH G ET AL: "Co-emulation and debugging	1-7
	of HW/SW-systems"	
	SYSTEM SYNTHESIS, 1997. PROCEEDINGS.,]
	TENTH INTERNATIONAL SYMPOSIUM ON ANTWERP,	[
	BELGIUM 17-19 SEPT. 1997, LOS ALAMITOS,	
	CA, USA, IEEE COMPUT. SOC, US,	
	17 September 1997 (1997-09-17), pages	
	120-125, XP010245612	
	ISBN: 0-8186-7949-2	
	the whole document	
	CHNO 100 VOO ET AL. WEnch	1-7
A	SUNGJOO YOO ET AL: "Fast	1 -7
	Hardware—Software Coverification by Optimistic Execution of Real Processor"	
	PROCEEDINGS OF THE CONFERENCE ON DESIGN,	
	AUTOMATION AND TEST IN EUROPE,	
	January 2000 (2000-01), XP010377534	
	the whole document	
	-/ 	

X Patent family members are ilsted in annex.
 "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
Date of mailing of the International search report
27/02/2003
Authorized officer
Renault, S



Internation oplication No PCT/EP 02/00503

C.(Continua	tion) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 14, 22 December 1999 (1999-12-22) & JP 11 259329 A (OKI MICRO DESIGN:KK;OKI ELECTRIC IND CO LTD), 24 September 1999 (1999-09-24) abstract	1-7
A .	WO 01 20784 A (THOMSON LICENSING SA; ALBEAN DAVID LAWRENCE (US)) 22 March 2001 (2001-03-22)	
A	EP 0 685 793 A (TEXAS INSTRUMENTS INC) 6 December 1995 (1995-12-06)	

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
JP 11259329	Α	24-09-1999	NONE		
WO 0120784	A	22-03-2001	AU CN EP WO	7495600 A 1378719 T 1212835 A1 0120784 A1	17-04-2001 06-11-2002 12-06-2002 22-03-2001
EP 0685793	A	06-12-1995	EP JP US US	0685793 A2 8320804 A 5621651 A 5841670 A	06-12-1995 03-12-1996 15-04-1997 24-11-1998